TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog

ArXi:2604.23602v1 Announce Type: cross Early, tool-free prediction of post-synthesis timing remains a key obstacle to rapid RTL iteration. We