Fault tolerance estimation in digital circuits with visualised generative networks

ArXi:2605.15212v1 Announce Type: cross We propose a new numerical method to estimate the fault tolerance of failure modes in digital circuit structures with a generative network sampling technique.